

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)


# South Peak 15" Schematics

## Tiger Lake-UP3


2020-04-24

REV: SB


Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Cover Page</b>			
Size A4	Document Number <b>SouthPeak15 TGL</b>		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 1 of	106





South Peak 15" Block Diagram











# Main Func = CPU

24 PECI\_CPU <<>>  
 22.2#PROCHOT#\_CPU <<>>  
 22.4#PROCHOT#\_PD\_R <<>>  
 24 THERMTRIP#\_CPU <<>>  
 99 EAR\_N\_TEST\_NCTF <<>>  
 99 CPU\_JTAG\_TCK <<>>  
 99 CPU\_JTAG\_TDI <<>>  
 99 CPU\_JTAG\_TDO <<>>  
 99 CPU\_JTAG\_TMS <<>>  
 99 CPU\_JTAG\_TRST# <<>>  
 99 CPU\_JTAG\_PRDY# <<>>  
 99 CPU\_JTAG\_PREQ# <<>>  
 99 PCH\_JTAG\_TCK <<>>

TOUCH\_SCREEN\_PD#\_R >>>  
 TOUCHPAD\_INTR# >>>  
 GPU\_EVENT# >>>  
 DBG\_PMODE >>>  
 TOUCH\_SCREEN\_DET# >>>



DIMM_TYPE	
LOW	HIGH
NON_INTERLEAVED	INTERLEAVED





# Main Func = CPU

## eDP

eDP\_TX\_CPU\_N0 <<< 55  
eDP\_TX\_CPU\_P0 <<< 55  
eDP\_TX\_CPU\_N1 <<< 55  
eDP\_TX\_CPU\_P1 <<< 55  
eDP\_TX\_CPU\_N2 <<< 55  
eDP\_TX\_CPU\_P2 <<< 55  
eDP\_TX\_CPU\_N3 <<< 55  
eDP\_TX\_CPU\_P3 <<< 55

55 eDP\_AUX\_CPU\_N <<< 55  
55 eDP\_AUX\_CPU\_P <<< 55  
EDP\_HPDI >>> 55  
eDP\_BLEN\_CPU <<< 55  
eDP\_BLCtrl\_CPU <<< 55  
eDP\_VDDEN\_CPU <<< 55

USB\_OC1# >>>

## DP to MUX

DP2\_DDI\_TX\_N0 <<< 57  
DP2\_DDI\_TX\_P0 <<< 57  
DP2\_DDI\_TX\_N1 <<< 57  
DP2\_DDI\_TX\_P1 <<< 57  
DP2\_DDI\_TX\_N2 <<< 57  
DP2\_DDI\_TX\_P2 <<< 57  
DP2\_DDI\_TX\_N3 <<< 57  
DP2\_DDI\_TX\_P3 <<< 57

DP\_HPDI\_CPU <<< 57  
57CPU\_DP2\_CTRL\_CLK <<< 57  
57CPU\_DP2\_CTRL\_DATA <<< 57

KB\_DET# <<< 65

TBT2\_LS\_X0\_RXD <<< 4,15,71

71 USB1\_TCSS\_RX\_P1 <<< 71  
71 USB1\_TCSS\_RX\_N1 <<< 71  
71 USB1\_TCSS\_RX\_P0 <<< 71  
71 USB1\_TCSS\_RX\_N0 <<< 71  
71 USB1\_TCSS\_TX\_P1 <<< 71  
71 USB1\_TCSS\_TX\_N1 <<< 71  
71 USB1\_TCSS\_TX\_P0 <<< 71  
71 USB1\_TCSS\_TX\_N0 <<< 71  
71 USB1\_TCSS\_AUX\_P <<< 71  
71 USB1\_TCSS\_AUX\_N <<< 71

71 USB2\_TCSS\_RX\_P1 <<< 71  
71 USB2\_TCSS\_RX\_N1 <<< 71  
71 USB2\_TCSS\_RX\_P0 <<< 71  
71 USB2\_TCSS\_RX\_N0 <<< 71  
71 USB2\_TCSS\_TX\_P1 <<< 71  
71 USB2\_TCSS\_TX\_N1 <<< 71  
71 USB2\_TCSS\_TX\_P0 <<< 71  
71 USB2\_TCSS\_TX\_N0 <<< 71  
71 USB2\_TCSS\_AUX\_P <<< 71  
71 USB2\_TCSS\_AUX\_N <<< 71


71 TBT\_LS\_X0\_TXD <<< 71  
15,71TBT\_LS\_X0\_RXD <<< 71  
71 TBT2\_LS\_X0\_TXD <<< 71  
4,15,71TBT2\_LS\_X0\_RXD <<< 71

3.3V\_CAM\_EN# <<< 40

HDMI 2.0


TBT

CY20 CPU\_DISP\_HPDI4





CPU1A


1 OF 21



TGL-U1-GP-U1  
ZZ.00CPU.481



Multi

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



**CPU (DDI/EDP)**

Size: A3 Document Number: **SouthPeak15 TGL** Rev: SB

Date: Friday, April 24, 2020 Sheet: 4 of 106




## CPU1C 3 OF 3

TGL-U-1-GP-U1  
77 00000 101




# Main Func = CPU


CFG0  
CFG1  
CFG2  
CFG3  
CFG4  
CFG5  
CFG6  
CFG7  
CFG8  
CFG9  
CFG10  
CFG11  
CFG12  
CFG13  
CFG14  
CFG15  
CFG16  
CFG17  
BPM\_N1  
BPM\_N0



TGL-U-1-GP-U1  
ZZ.00CPU.481



CFG	Description	Termination	Resistor
	Operation; No stall. - 0 = Stall		
CFG[0]	RSVD	None	
CFG[1]	RSVD	Pull-up to VCCIO	1K ohm
CFG[2]	RSVD	Pull-up to VCCIO	1K ohm
CFG[3]	RSVD	Pull-up to VCCIO	1K ohm
CFG[4]	eDP enable Strap: - 1 = Disabled. - 0 = Enabled.	Pull-up to VCCIO / Pull-down- Platform design dependent	1K ohm
CFG[6:5]	RSVD	None	
CFG[7]	PEG deferred link training	Pull-up to VCCIO / Pull-down- Platform design dependent	1K ohm
CFG[8]	RSVD	None	
CFG[11:9]	RSVD	Pull-up to VCCIO	1K ohm
CFG[13:12]	RSVD	None	
CFG[14]	PEG60 Lane Reversal: - 1 - (Default) Normal - 0 - Reversed	Pull-up to VCCIO / Pull-down- Platform design dependent	1K ohm
CFG[1 7:15 ]	RSVD	None	



Multi



Title  
**CPU (CFG/IST)**

Size A3 Document Number **SouthPeak15 TGL** Rev **SB**

Date: Friday, April 24, 2020 Sheet 6 of 106



# Main Func = CPU

VCCCORE\_SENSE <<<<—  
VSSCORE\_SENSE <<<<—  
SVID\_DATA\_CPU <<<<—  
SVID\_CLK\_CPU <<<<—  
SVID\_ALERT#\_CPU <<<<—

1V\_CPU\_CORE

CPU\_M

13 OF 21

1V\_CPU\_CORE

1D05V\_VCCST

R703 1 2 100R2F-L1-GP-U SVID\_DATA\_CPU  
R701 1 2 56R2J-4-GP SVID\_ALERT# CPU

Layout note:  
Length matchin 25mil, and close SOC in 2inch "

## Layout Note:

1. Place close to CPU within 2"
2. VCC\_SENSE/ VSS SENSE impedance=50 ohm
3. Length match<25mil

1V\_CPU\_CORE

R704 1 2 100R2F-L1-GP-U VCCCORE\_SENSE  
R705 2 100R2F-L1-GP-U VSSCORE\_SENSE



VCCIN\_SENSE  
VSSIN\_SENSE  
VIDSOUT  
VIDSCK  
VIDALERT#



TGL-U-1-GP-U1

ZZ.00CPU.481

Multi



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (VCORE/VID)**

Size

A4

Document Number

**SouthPeak15 TGL**

Rev

**SB**

Date: Friday, April 24, 2020

Sheet 7 of 106







[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)

607872 Ver0.9 page350 Optional

20190430\_Byron





PCH\_IST\_TP1  
PCH\_IST\_TP0

607872 Ver0.9 page350 recommend

20190430\_Byron



IST\_TP1  
IST\_TP0




Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>CPU (RSVD)</b>			
Size A4	Document Number <b>SouthPeak15 TGL</b>		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 9 of	106




# Main Func = CPU

## 1V\_CPU\_CORE (VCCIN)



## VCCIN\_AUX



Multi



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (CORE Power Cap1)**

Size  
A3

Document Number

**SouthPeak15 TGL**

Rev  
**SB**





Date: Friday, April 24, 2020

Sheet 10 of 106




Main Func = CPU

VDDQ



Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>CPU (Power Cap2)</b>			
Size A4	Document Number <b>SouthPeak15 TGL</b>		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 11 of	106















5	4	3	2	1
D				D
C				C
B				B
A				A

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)

(Blanking)

Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>DDR (RSVD) (DDR4-CHA1)</b>			
Size A4	Document Number <b>SouthPeak15 TGL</b>		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 14 of	106



18.6899 SPI_SI_CPU <<<—	18.6899 WP_CPU <<<—	18.6899 HOLD_CPU <<<—	18 CNV_RGL_DT >>>—	18 GPP_C5 <<<—	18 GPP_E6 <<<—	19 HDA_SDO <<<—	TBT_LSX0_RXD >>>—	3.99 DBG_PMODE <<<—	4.71 TBT2_LSX0_RXD <<<—	18 GPP_E10 <<<—																																																																					
<div><div>Schematic</div><div><table><thead><tr><th>GPIO</th><th>GPP_C5</th><th>SPI_SI</th><th>GPP_E6</th><th>GPP_B23</th><th>SPI_WP</th><th>ME_UNLOCK (GPP_R2)</th><th>CNVI debug MODES (GPP_F2)</th></tr></thead><tbody><tr><td>21.61</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>High</td><td>ESPI Disable</td><td>Disable</td><td>Enable</td><td>19.2MHZ CLOCK FROM DIVIDER (DERIVED FROM 38.4MHZ CRYSTAL)</td><td>Disable</td><td>OVERRIDE</td><td>INTEGRATED CNVI DISABLE</td></tr><tr><td>Low</td><td>Enable = default =</td><td>Enable</td><td>Disable</td><td>38.4MHZ CLOCK FROM DIRECT CRYSTAL (DEFAULT)</td><td>Enable</td><td>SECURITY MEASURES NOT OVERRIDEN</td><td>INTEGRATED CNVI ENABLE</td></tr></tbody></table></div><div><div>Schematic</div><div><table><thead><tr><th>GPIO</th><th>TBT_LSX0_VCCIO conf.#0</th><th>TBT_LSX VCCIO conf.#1</th><th>TBT_LSX VCCIO conf.#2</th><th>TBT_LSX VCCIO conf.#3</th><th>A0</th><th></th><th>GPP_E10</th><th>GPP_E11</th></tr></thead><tbody><tr><td>E11</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>High</td><td>3.3V</td><td>3.3V</td><td>3.3V</td><td>3.3V</td><td>Disable</td><td>DFXTESTMODE DISABLED (DEFAULT)</td><td></td><td></td></tr><tr><td>Low</td><td>1.8V</td><td>1.8V</td><td>1.8V</td><td>1.8V</td><td>Enable</td><td>DFXTESTMODE ENABLED</td><td></td><td></td></tr></tbody></table></div></div></div>											GPIO	GPP_C5	SPI_SI	GPP_E6	GPP_B23	SPI_WP	ME_UNLOCK (GPP_R2)	CNVI debug MODES (GPP_F2)	21.61								High	ESPI Disable	Disable	Enable	19.2MHZ CLOCK FROM DIVIDER (DERIVED FROM 38.4MHZ CRYSTAL)	Disable	OVERRIDE	INTEGRATED CNVI DISABLE	Low	Enable = default =	Enable	Disable	38.4MHZ CLOCK FROM DIRECT CRYSTAL (DEFAULT)	Enable	SECURITY MEASURES NOT OVERRIDEN	INTEGRATED CNVI ENABLE	GPIO	TBT_LSX0_VCCIO conf.#0	TBT_LSX VCCIO conf.#1	TBT_LSX VCCIO conf.#2	TBT_LSX VCCIO conf.#3	A0		GPP_E10	GPP_E11	E11										High	3.3V	3.3V	3.3V	3.3V	Disable	DFXTESTMODE DISABLED (DEFAULT)			Low	1.8V	1.8V	1.8V	1.8V	Enable	DFXTESTMODE ENABLED		
GPIO	GPP_C5	SPI_SI	GPP_E6	GPP_B23	SPI_WP	ME_UNLOCK (GPP_R2)	CNVI debug MODES (GPP_F2)																																																																								
21.61																																																																															
High	ESPI Disable	Disable	Enable	19.2MHZ CLOCK FROM DIVIDER (DERIVED FROM 38.4MHZ CRYSTAL)	Disable	OVERRIDE	INTEGRATED CNVI DISABLE																																																																								
Low	Enable = default =	Enable	Disable	38.4MHZ CLOCK FROM DIRECT CRYSTAL (DEFAULT)	Enable	SECURITY MEASURES NOT OVERRIDEN	INTEGRATED CNVI ENABLE																																																																								
GPIO	TBT_LSX0_VCCIO conf.#0	TBT_LSX VCCIO conf.#1	TBT_LSX VCCIO conf.#2	TBT_LSX VCCIO conf.#3	A0		GPP_E10	GPP_E11																																																																							
E11																																																																															
High	3.3V	3.3V	3.3V	3.3V	Disable	DFXTESTMODE DISABLED (DEFAULT)																																																																									
Low	1.8V	1.8V	1.8V	1.8V	Enable	DFXTESTMODE ENABLED																																																																									
Original Ref.																																																																															
GPP_C5	SPI_SI	GPP_E6	GPP_B23	SPI_WP	ME_UNLOCK	M.2 CNVI MODES	TBT_LSX #0																																																																								
ESPI OR EO LESS HIGH: ESPI IS DISABLED LOW: ESPI SELECTED WEAK INTERNAL PU 20K	BOOT HALT HIGH - DISABLED LOW: ENABLED NO INTERNAL PUPD	JTAG ODT DISABLE LOW: JTAG ODT DISABLED HIGH: JTAG ODT ENABLED NO INTERNAL PUPD	CPUNSSC CLOCK FREQ HIGH: 19.2MHZ CLOCK FROM DIVIDER (DERIVED FROM 38.4MHZ CRYSTAL) LOW: 38.4MHZ CLOCK FROM DIRECT CRYSTAL (DEFAULT) WEAK INTERNAL PU 20K	CONSENT STRAP HIGH: DISABLED LOW: ENABLED NO INTERNAL PUPD	FLASH DESCRIPTOR SECURITY OVERRIDE HIGH: OVERRIDEN LOW: SECURITY MEASURES NOT OVERRIDEN WEAK INTERNAL PU 20K	M.2 CNVI MODES LOW-> INTEGRATED CNVI ENABLE HIGH-> INTEGRATED CNVI DISABLE NO INTERNAL PUPD	TBT_LSX #0 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD																																																																								
TBT_LSX #1	TBT_LSX #2	TBT_LSX #3	A0	GPP_E10	GPP_E11																																																																										
TBT_LSX #1 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	TBT_LSX #2 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	TBT_LSX #3 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	A0 PERSONALITY STRAP HIGH: DISABLED LOW: ENABLED NO INTERNAL PUPD																																																																												

Multi

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (STRAP)

Rev

SB

Date: Friday, April 24, 2020

Sheet 12 of 108




Main Func = PCH


#543016:  
220 nF nominal capacitors are recommended for Gen 3  
100 nF nominal capacitors are recommended for Gen 2

(#545659) The HECI controller supports USB Debug port on all USB3.0 capable ports.


USB3.1 PORT1




USB3.1 PORT2



WWAN




LAN




CARD



WLAN



WWAN




SSD




Type C USB 1




Type C USB 2




FP



USB charger




USB2.0 port4




CAMERA



WWAN



USH



BT



CONTACTLESS\_DET#



GPU\_G0E\_FB\_EN



m2280\_PCIE\_SATA#



M2280\_DEVSPL



SSD2\_PCIE\_TX\_P0



SSD2\_PCIE\_TX\_N0



SSD2\_PCIE\_TX\_P1



SSD2\_PCIE\_TX\_N1



SSD2\_PCIE\_TX\_P2



SSD2\_PCIE\_TX\_N2



SSD2\_PCIE\_TX\_P3



SSD2\_PCIE\_TX\_N3



SSD2\_PCIE\_TX\_P4



SSD2\_PCIE\_TX\_N4



SSD2\_PCIE\_TX\_P5



SSD2\_PCIE\_TX\_N5



SSD2\_PCIE\_TX\_P6



SSD2\_PCIE\_TX\_N6



SSD2\_PCIE\_TX\_P7



SSD2\_PCIE\_TX\_N7



SSD2\_PCIE\_TX\_P8



SSD2\_PCIE\_TX\_N8



SSD2\_PCIE\_TX\_P9



SSD2\_PCIE\_TX\_N9



SSD2\_PCIE\_TX\_P10



SSD2\_PCIE\_TX\_N10



SSD2\_PCIE\_TX\_P11



SSD2\_PCIE\_TX\_N11



SSD2\_PCIE\_TX\_P12



SSD2\_PCIE\_TX\_N12



SSD2\_PCIE\_TX\_P13



SSD2\_PCIE\_TX\_N13



SSD2\_PCIE\_TX\_P14



SSD2\_PCIE\_TX\_N14



SSD2\_PCIE\_TX\_P15



SSD2\_PCIE\_TX\_N15



SSD2\_PCIE\_TX\_P16



SSD2\_PCIE\_TX\_N16



SSD2\_PCIE\_TX\_P17



SSD2\_PCIE\_TX\_N17



SSD2\_PCIE\_TX\_P18



SSD2\_PCIE\_TX\_N18



SSD2\_PCIE\_TX\_P19



SSD2\_PCIE\_TX\_N19



SSD2\_PCIE\_TX\_P20



SSD2\_PCIE\_TX\_N20



SSD2\_PCIE\_TX\_P21



SSD2\_PCIE\_TX\_N21



SSD2\_PCIE\_TX\_P22



SSD2\_PCIE\_TX\_N22



SSD2\_PCIE\_TX\_P23



SSD2\_PCIE\_TX\_N23



SSD2\_PCIE\_TX\_P24



SSD2\_PCIE\_TX\_N24



SSD2\_PCIE\_TX\_P25



SSD2\_PCIE\_TX\_N25



SSD2\_PCIE\_TX\_P26



SSD2\_PCIE\_TX\_N26



SSD2\_PCIE\_TX\_P27



SSD2\_PCIE\_TX\_N27



SSD2\_PCIE\_TX\_P28



SSD2\_PCIE\_TX\_N28



SSD2\_PCIE\_TX\_P29



SSD2\_PCIE\_TX\_N29



SSD2\_PCIE\_TX\_P30



SSD2\_PCIE\_TX\_N30



SSD2\_PCIE\_TX\_P31



SSD2\_PCIE\_TX\_N31



SSD2\_PCIE\_TX\_P32



SSD2\_PCIE\_TX\_N32



SSD2\_PCIE\_TX\_P33



SSD2\_PCIE\_TX\_N33



SSD2\_PCIE\_TX\_P34



SSD2\_PCIE\_TX\_N34



SSD2\_PCIE\_TX\_P35



SSD2\_PCIE\_TX\_N35



SSD2\_PCIE\_TX\_P36



SSD2\_PCIE\_TX\_N36



SSD2\_PCIE\_TX\_P37



SSD2\_PCIE\_TX\_N37



SSD2\_PCIE\_TX\_P38



SSD2\_PCIE\_TX\_N38



SSD2\_PCIE\_TX\_P39



SSD2\_PCIE\_TX\_N39



SSD2\_PCIE\_TX\_P40



SSD2\_PCIE\_TX\_N40



SSD2\_PCIE\_TX\_P41



SSD2\_PCIE\_TX\_N41



SSD2\_PCIE\_TX\_P42



SSD2\_PCIE\_TX\_N42



SSD2\_PCIE\_TX\_P43



SSD2\_PCIE\_TX\_N43



SSD2\_PCIE\_TX\_P44



SSD2\_PCIE\_TX\_N44



SSD2\_PCIE\_TX\_P45



SSD2\_PCIE\_TX\_N45



SSD2\_PCIE\_TX\_P46



SSD2\_PCIE\_TX\_N46



SSD2\_PCIE\_TX\_P47



SSD2\_PCIE\_TX\_N47



SSD2\_PCIE\_TX\_P48



SSD2\_PCIE\_TX\_N48



SSD2\_PCIE\_TX\_P49



SSD2\_PCIE\_TX\_N49



SSD2\_PCIE\_TX\_P50



SSD2\_PCIE\_TX\_N50



SSD2\_PCIE\_TX\_P51



SSD2\_PCIE\_TX\_N51



SSD2\_PCIE\_TX\_P52



SSD2\_PCIE\_TX\_N52



SSD2\_PCIE\_TX\_P53



SSD2\_PCIE\_TX\_N53



SSD2\_PCIE\_TX\_P54



SSD2\_PCIE\_TX\_N54



SSD2\_PCIE\_TX\_P55



SSD2\_PCIE\_TX\_N55



SSD2\_PCIE\_TX\_P56














# Main Func = PCH

27,9HDA\_SDI0  
27 HDA\_SDOOUT\_CODEC  
27 HDA\_SYNC\_CODEC  
27 HDA\_BITCLK\_CODEC  
15 HDA\_SDO  
HDA\_RST#  
PCH\_BT\_RADIO\_DIS#  
CLKREQ\_CNV  
DGPU\_PWROK  
55TOUCH\_SCREEN\_RST#\_R  
61 CNV\_EN#  
68 ME\_FWP\_PCH  
CNV\_RF\_RESET#  
55 BLON\_OUT\_R  
96 HDA\_BCLK  
DGPU\_HOLD\_RST#



	15 (i3, i5, i7)		15P (i5, i7)	
	UMA	DSC (N15S-G5)	UMA	DSC (QN20-M1)
Accelerometer sensor on MB	LNG2DMTR (8-bit)	LNG2DMTR	LNG2DMTR	LIS2DW12TR (16-bit)
GPP_R5 (PROJECT_ID1)	1	0	1	0
GPP_S4 (PROJECT_ID2)	0	0	0	1

Multi



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (HDA/I2S/SD/DMIC)**

Size A3 Document Number **SouthPeak15 TGL** Rev **SB**


Date: Friday, April 24, 2020 Sheet 19 of 106
















[illegible]

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>CPU (EMMC/CNVi)</b>			
Size A4	Document Number <b>SouthPeak15 TGL</b>		Rev <b>SB</b>
Date:	Friday, April 24, 2020	Sheet 21 of	106



Main Func = PCH


PWR_VNN1D05V_VID1	<<	40,54
VSSAUX_SENSE	>>>	50
VCCAUX_SENSE	>>>	50
PROCHOT#_CPU	>>>	3,22,24
VIPOS_CTRL	>>>	40
CORE_VID0	<<	50
CORE_VID1	<<	50
PROCHOT#_CPU	>>>	3,22,24
PROCHOT#_PD_R	>>>	3,44,46,72,74




Close to pin DD37



Main Func = PCH






[illegible]




**SYSTEM SPI ROM**



**Non-vPRO configs - 16MB (UJ)**  
**Winbond W25Q128JVS1Q; MXIC: MX25L12873FM; GigaDevice:**  
**GD25B127D**  
*If more than 3 sources are required then these parts can be*  
*considered:*  
**Spanion: S25FL128L; Micron: MT25QL128ABA1ESE-0SIT**

WinBond	WS0N (8x6)		8-Pin SOIC 208-ml		
ROM size	Wistron Part No.	Vendor Part No.	Wistron Part No.	Vendor Part No.	
8M Byte	64M bit	072.25Q64.D03	W25Q64JV2EQ	072.25Q64.0H0	W25Q64JVSSQ
16 M Byte	128 M bit	072.25128.0A11	W25Q128V1EQ	072.25128.0B51	W25Q128V1SQ
32 M Byte	256 M bit	072.25256.0N01	W25Q256V1EQ		N/A



MXIC		W5CON (8x6)		8-pin SOP (200mil)	
ROM size		Wistron Part No.	Vendor Part No.	Wistron Part No.	Vendor Part No.
8M Byte	64M bit	072.25643.0B01	MX25L6433FZ2I	072.25647.000D	MX25L6433FM2I-08G
16 M Byte	128 M bit	XX	XX	72.12873.001	MX25L12873FM2I-10G
32 M Byte	256 M bit	072.25673.0003	MX25L25673G2I-08G	072.25673.0001	MX25L25673GM2I-08G

GIGADEVICE		W50N (8x6)		SOP8 208ML	
ROM size		Wistron Part No.	Vendor Part No.	Wistron Part No.	Vendor Part No.
8M Byte	64M bit	072.02564.0P01	GD25B64CYR	072.25B64J0C01	GD25B64CIGR
16 M Byte	128 M bit			072.25127J0001	GD25B127DSIGR
32 M Byte	256 M bit	072.75656.0B03	GD25B256DYGR		

[illegible]

**DELL** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Size A3	Document Number <b>SouthPeak15 TGL</b>	Rev <b>SB</b>
------------	---	------------------

Date: Friday, April 24, 2020 Sheet 25 of 106



# Main Func = Thermal / FAN


REM\_DIODE1\_P  
REM\_DIODE1\_N  
REM\_DIODE2\_P  
REM\_DIODE2\_N

REM\_DIODE4\_P  
REM\_DIODE4\_N  
PWM\_FAN1  
TACH\_FAN1




Layout Note: Place to CPU

Both DXN and DXP routing 10 mil trace width and 10 mil spacing.




Layout Note: Close to EC

Layout Note: Close to WWAN/2nd SSD




Layout Note: Place to DIMM

Both DXN and DXP routing 10 mil trace width and 10 mil spacing.




Layout Note: Close to EC





Layout Note: Place to V.R

Both DXN and DXP routing 10 mil trace width and 10 mil spacing.



Layout Note: Close to EC

5105 Channel	Location
DP1/DN1	CPU (Q2601)
DP2/DN2	WWAN (Q2602)
DN2a/DP2a	DDR (Q2603)
DP4/DN4	V.R (Q2605)



Layout Note:


Signal Routing Guideline:  
Trace width = 15mil

TACH\_FAN1\_Q 1 AFTP2602 Do Not Stuff  
PWM\_FAN1\_Q 1 AFTP2603 Do Not Stuff


Multi

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>INT IO (Thermal/Fan)</b>			
Size A4	Document Number <b>SouthPeak15 TGL</b>		Rev <b>SB</b>
Date	Friday, April 24, 2020	Sheet 26	of 106




[illegible]





[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)

Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Audio (RSVD) (Audio AMP)</b>			
Size A4	Document Number <b>SouthPeak15 TGL</b>		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 28	of 106




# Main Func = Audio


## Layout Note:

Speaker trace width >40mil @ 2W4ohm speaker power

## Speaker




www.teknisi-indonesia.com




Multi






[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)


Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Audio (HP/SPK/MIC Jack)</b>			
Size A4	Document Number <b>SouthPeak15 TGL</b>		Rev <b>SB</b>
Date: Friday, April 24, 2020	Sheet 30 of 106		





Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>LAN (RSVD)</b>			
Size A4	Document Number <b>SouthPeak15 TGL</b>		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 31	of 106



Main Func = LAN


LED\_MASK#  
LAN\_0\_GREEN\_LINK\_N  
LAN\_1\_AMBER\_ACT\_N

LAN\_MDI0\_P  
LAN\_MDI0\_N

LAN\_MDI1\_P  
LAN\_MDI1\_N



LAN\_MDI2\_P  
LAN\_MDI2\_N

LAN\_MDI3\_P  
LAN\_MDI3\_N




Layout note:  
30 mil spacing between MDI differential pairs.


Follow Reference Schematic 0.01uF~0.4uF




AZ1043-04F-R7G-GP  
075.01043.0073



AZ1043-04F-R7G-GP  
075.01043.0073




Follow KS13 cap



Check again Lan Led behavior as ARD want

www.teknisi-indonesia.com



- LED0 (010): Green = Indicates Link connection established (located on left-hand side of connector)
- LED1 (011): Amber = Blinking when network activity (located on right-hand side of connector)


Multi

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>LAN (RSVD) (RJ45+Transformer)</b>			
Size A4	Document Number <b>SouthPeak15 TGL</b>		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 32	of 106













Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>USB (RSVD) (USB2.0 CONN)</b>			
Size A4	Document Number <b>SouthPeak15 TGL</b>		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 34	of 106




Main Func = USB 3.0




USB3/USB31-1/USB20-3/PowerShare




EXT Port1 Right Side, Support Power Share



USB4/USB31-2/USB20-4



EXT Port1 Right Side, Support Power Share





support power share on the USB3.0 port on the right side of platform


## USB OC0#

```
USB_POWERSHARE_VBUS_EN >>> _____
USB_POWERSHARE_EN# >>> _____
```

16 Charger\_USB20\_N << >> \_\_\_\_\_

16 Charger\_USB20\_P << >> \_\_\_\_\_

teknisi indonesia



The schematic diagram illustrates the electrical connections for the USB20 module. The central component is the SLGC55544CVTR-1-GP (U3601), which is a USB-to-serial converter. It is connected to the USB20 module (U3602) via a 10K resistor (R3602) and a 22K resistor (R3601). The USB20 module is labeled 074.55544.M002. The diagram shows the following connections:

- Power Supply:** 5V\_S5 is connected to the VIN pin (pin 1) of U3601. A 5V\_S5 pin is also shown at the bottom left.
- Ground:** Ground connections are shown at the bottom left and bottom right.
- Signal Connections:**
  - USB\_POWERSHARE\_VBUS\_EN (pin 5) is connected to the EN pin (pin 5) of U3601.
  - USB\_POWERSHARE\_EN# (pin 6) is connected to the CTL1 pin (pin 7) of U3601.
  - ILIM\_SEL (pin 4) is connected to the CTL2 pin (pin 8) of U3601.
  - ILIM\_HI (pin 15) is connected to the CTL3 pin (pin 9) of U3601.
  - ILIM\_L (pin 16) is connected to the ILIM\_SEL pin (pin 10) of U3601.
  - ILIM\_H (pin 17) is connected to the ILIM\_L pin (pin 11) of U3601.
- Other Connections:**
  - DP\_OUT (pin 3) and DM\_OUT (pin 2) are connected to the USB20 module.
  - DP\_IN (pin 10) and DM\_IN (pin 11) are connected to the USB20 module.
  - FAULT# (pin 13) is connected to the USB20 module.
  - NC#9 (pin 9) is connected to the USB20 module.
  - GND (pin 14) and GND (pin 17) are connected to the USB20 module.

The USB20 module is labeled 074.55544.M002. The diagram also shows the following part numbers and values:

- U3601: SLGC55544CVTR-1-GP
- U3602: 074.55544.M002
- R3601: 22K1R2F-L-GP
- R3602: 10K2R2F-2-GP
- FC3601: SC1U10V2KX-1-DL-GP
- FC3602: SC22U0D3V3MX-1-DL-GP
- FC3603: SCD1U25V2KX-1-DL-GP

Flow Line Condition	CTL1	CTL2	CTL3	LIM_SEL
DCH(Discharge)	0	0	0	x
CDP	1	1	1	1
SDP2(No Discharge from/to CDP)	1	1	1	0
SDP1(Discharge from/to any charging state including CDP)	1	1	0	x
	0	1	0	x
DCP_Short	1	0	0	x
DCP/Divider-1A	1	0	1	x
DCP_Auto	0	1	1	x
	0	0	1	x

Current Limit	MIN	TPY	MAX
TI	2120	2275	2430
PERICOM	2120	2275	2430
NUVOTON	2235	2400	2570

Multi



## Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	1-15
2. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	16-30
3. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	31-45
4. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	46-60
5. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	61-75
6. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	76-90
7. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	91-105
8. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	106-120
9. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	121-135
10. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	136-150

**USB (USB Charger)**

Size  
A4

Document Number,


## SouthPeak15 TGL

Rev  
SE

Date: Friday, April 24, 2020


Sheet 36 of 106






[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)


Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b><i>USB (RSVD) (PCIE to USB3.0)</i></b>			
Size A4	Document Number <b><i>SouthPeak15 TGL</i></b>		Rev <b><i>SB</i></b>
Date: Friday, April 24, 2020		Sheet 37 of	106






Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>USB (RSVD) (USB Redriver/Hub)</b>			
Size A4	Document Number <b>SouthPeak15 TGL</b>		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 38	of 106






5	4	3	2	1
D				D
C				C
B				B
A				A

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)

Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Sequence (RSVD)</b>			
Size A4	Document Number <b>SouthPeak15 TGL</b>		Rev <b>SB</b>
Date: Friday, April 24, 2020	Sheet	39	of 106




**Main Func = Power Plane EN Sequence**


ALVON >>> 29.43  
 30WV\_PG <<< 45.01  
 3V\_PG <<< 46.01  
 ALV\_PWRGD\_3V\_PG <<< 17  
 3V0\_SLP\_LANA >>> 24  
 SLP\_VLWRM\_GATE >>> 24  
 3V0\_SLP\_ILWRM >>> 24  
 ALV\_ON\_WDRM >>> 34  
 3.3V\_WARM\_EN >>> 34  
 XOP\_CHRGENRDR >>> 34  
 CPU\_CLK\_GATE >>> 34  
 RUN\_ON\_R >>> 57  
 VCCIOV\_EN >>> 57  
 3V0\_SLP\_EN >>> 57  
 RUN\_ON\_ECC >>> 57  
 3.3V\_TS\_EN >>> 57  
 RUNVWRK >>> 57  
 3.3V\_CAM\_EN >>> 57  
 3V0\_SLP\_S4M >>> 57  
 VVIPS\_CTL >>> 57  
 120V\_SS\_PG >>> 57  
 ESP\_RSTG >>> 57

VCCIOV\_ALV\_PWRGD >>> 50  
 PWR\_VWRM\_EN <<< 54  
 PWR\_120V\_EN <<< 54  
 VCCIOV\_CHRGENRDR <<< 54  
 3V\_PG <<< 54  
 PWR\_VCCIOV\_PG <<< 54  
 PWR\_VWRM\_120V\_PG <<< 54

??? Not ready  
 Should confirm with Dell









[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)


Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Sequence (RSVD) (DS3/S0ix)</b>			
Size A4	Document Number <b>SouthPeak15 TGL</b>		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 41	of 106










Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>INT IO (RSVD)</b>			
Size A4	Document Number <b>SouthPeak15 TGL</b>		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 42	of 106



# Batt Connector



INPUTS			OUTPUTS
A	B	C	Q
L	X	X	L
X	H	X	L <sup>(1)</sup>
X	X	L	L <sup>(1)</sup>
H	L	↑	
H	↓	H	
↑	L	H	

ADVANCED STORAGE MODE Step1.

Multi

DELL

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



### DC IN/BATT Conn

Size


Document Number

Rev

Date: Friday, April 24, 2020

Sheet 43 of 106





Location	Gen1	Gen2
PC4451	Stuff	DY
PC4454	Stuff	DY
PC4456	Stuff	DY
PC4425	Stuff	DY
PR4436	Stuff	DY
PR4437	Stuff	DY
PR4438	Stuff	DY
PR4439	Stuff	DY
PR4441	Stuff	DY
PR4445	Stuff	DY
PR4452	Stuff	DY
PR4453	Stuff	DY
PR4460	Stuff	DY
PR4491	Stuff	DY
PU4415	Stuff	DY
PD4403	DY	Stuff
PD4404	DY	Stuff
PR4455	DY	Stuff
PR4457	DY	Stuff
PD4409	Stuff	DY
PR4493	DY	Stuff


PRO-GRID RESISTANCE		DEFAULT SWITCHING		DEFAULT ACCLIMATES	
MIN	TYP MAX	CELL #	Autonomous otherwise	Autonomous otherwise	Autonomous otherwise
8.0	10.0	1	7.333Hz	Yes	0.476
8.45	10.0	2	7.333Hz	Yes	1.0
11.0	15.0	3	1.0MHz	No	2.5
21.0	30.0	4	1.0MHz	Yes	0.476
48.0	60.0	5	7.333Hz	Yes	0.476
30.7	40.0	6	7.333Hz	Yes	1.0
20.0	30.0	7	7.333Hz	Yes	1.0
61.5	75.0	8	1.0MHz	No	0.476
72.0	90.0	9	1.0MHz	No	1.0
105	120	10	7.333Hz	No	0.476
102.5	120	11	7.333Hz	No	0.476
1.38	1.5	12	7.333Hz	No	1.0
1.23	1.5	13	7.333Hz	No	2.5
3.47	4.0	14	1.0MHz	No	0.476
3.62	4.0	15	7.333Hz	Yes	0.476
1278	1500	16	7.333Hz	Yes	2.5
25.1	30.0	17	7.333Hz	Yes	0.476
23.7	30.0	18	1.0MHz	No	0.476
26.0	30.0	19	1.0MHz	No	1.0
38.7	50.0	20	7.333Hz	No	1.0
31.6	40.0	21	7.333Hz	No	0.476
34.8	40.0	22	7.333Hz	No	0.476



Main Func = Power System 5V/3.3V

[illegible]







**CLOSE TO PL4701**

Location	1P	2P
PR4646	Stuff	DY
PC4608	DY	Stuff
PC4609	DY	Stuff
PC4708	DY	Stuff
PC4709	DY	Stuff
PC4710	DY	Stuff
PC4711	DY	Stuff
PC4712	DY	Stuff
PC4713	DY	Stuff
PC4716	DY	Stuff
PL4702	DY	Stuff
PR4710	DY	Stuff
PR4711	DY	Stuff
PR4712	DY	Stuff
PR4713	DY	Stuff
PR4726	DY	Stuff
PR4727	DY	Stuff
PR4728	DY	Stuff
PR4729	DY	Stuff
PR4733	DY	Stuff
PR4734	DY	Stuff
PU4702	DY	Stuff











5	4	3	2	1
D				D
C				C
B				B
A				A

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)

Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>POWER</b>			
Size A4	Document Number		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 48 of	106





D

C

B

A

D


C

B

A


[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)

Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>NCP81210MN_CPU_VCCGTUS</b>			
Size A4	Document Number		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 49 of	106



OFFPAGE



OFFPAGE\_GAP




TABLE: MP2941 VID control Bit logics

VID1	VID0	VOUT(V)
0	0	0
1	1	1.1
0	0	1.65
1	1	1.8

TABLE: MP2941 FS Selection

RMode	Fs
0	500kHz
90.9K	700kHz
150K	1000kHz
>230K or float	1200kHz

TABLE: MP2941 CLM/Phase Selection

RCLM	CLM
0	7A
90.9K	10A
150K	13A
>230K or float	16A

TABLE: MP2941 Mode Selection

RMode	Interleaving	VID Down
0	N	Slew down
90.9K	Y	Slew down
150K	Y	Decay
>230K or float	N	Decay

TABLE : MP2941




Item	R0 sample	R1 sample
VOUT	1.65V fixed	Defined by VCCPCHCORE_VID1/VID0
RMode	0 ohm	Float
RFS	Float	Float or 150K
1Kohm bleeder	Necessary	Not necessary

LOGIC

LOGIC

LOGIC

LOGIC



9 Pcs 22uF for 1.0MHz + 5 Pcs 22uF DY

Cyrttec. 6.8mm x7.6mmx 2.4mm

DCR: 0.52m Ohm +/- 7%

Idc : 32A , Isat : 41A

OCP = 40A



Iccmax= 32A

TDC=14A






teknisi indonesia



OFFPAGE




OFFPAGE\_GAP



MAX: 300  
TPE: 210  
Design Current = 0.7A

RT9059GQW for 2D5V



$V_{out} = 0.8 * (1 + R1/R2) = 2.52V$




A diagram of a rectangular box with vertices labeled A, B, C, and D. A horizontal arrow points from the left side towards the center of the box. A large red diagonal watermark reads "https://t.me/schematics\_laptop".




OFFPAGE-Signal

OFFPAGE-GAP

SIO\_SLP\_SUS# >>>  
VCCDSW\_EN >>>  
SS\_PG <<<  
PWR\_1D8V\_PG <<<




https://t.me/schematics4laptop






## PH on EE Side



PWR\_1D05V\_EN

PWR\_1D05V\_EN




### PH on EE Side



VID1 VNN OUTPUT VOLTAGE	
1	0.78 V
0	1.05 V

VID2 V1P05 OUTPUT VOLTAGE	
1	0.96 V
0	1.05 V

OFFPAGE-CAP



www.teknisi-indonesia.com

Multi

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>APW8738_ByPASS</b>
-------	-----------------------

Size	Document Number	Rev
Custom	<b>SouthPeak15 TGL</b>	<b>SB</b>

Date: Friday, April 24, 2020 Sheet 54 of 106


















www.teknisi-indonesia.com

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)

Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b><i>Display (RSVD) DP</i></b>			
Size A4	Document Number		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 58 of	106





D

C

B

A

D


C

B


A

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)

Multi


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Display (RSVD) DVI</b>			
Size A4	Document Number		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 59 of	106





[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)

Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>INT IO (RSVD)(HDD)</b>			
Size A4	Document Number		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 60 of	106



















# Main Func = LED/HALL/Button





## Battery LED2(White LED) LOW acted from KBC GPIO




## Battery LED1(Orange LED) LOW acted from KBC GPIO



## POWER BUTTON



## M-BIST



Multi




Title  
 LED / Button / Power Button

Size Custom Document Number Rev SB



Date: Friday, April 24, 2020 Sheet 64 of 106




# Main Func = Key Board/Touch Pad



www.teknisi-indonesia.com




Multi

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
		INT IO (KB/TP)	
Size A4	Document Number		Rev SB
Date: Friday, April 24, 2020	Sheet 65	of 106	



# Main Func = USH BD

## USH



CV3 module	pin assignment	Proposal 2
NC		
NC		
CV2_0P		
USB20_N to FPR		
USB20_P from FPR		
GND		
USB20_N to PCH		
USB20_P to PCH		
GND		
USH_EXPANDER_SMBCLK		
USH_EXPANDER_SMBDAT		
BCM5882_ALERT#		
+3.3V_ALW		
+3.3V_ALW		
+3.3V_ALW		
+3.3V_RUN		
+3.3V_RUN		
USH_RST#		
USH_PWR_STATE#		
CONTACTLESS_DET#		
GND		
GND		
USH_DET#		

SC\_CAGE\_DET#

FP\_RESET#

CV3\_ON

FP\_USB20\_USH\_N

FP\_USB20\_USH\_P

USH\_USB20\_CON\_N

USH\_USB20\_CON\_P

USH\_EXPANDER\_SMBCLK

USH\_EXPANDER\_SMBDAT

BCM5882\_ALERT#

3D3V\_S5

5V\_S5

3D3V\_S0

5V\_S0

FPR\_SCAN\_INT#

USH\_PWR\_STATE#

CONTACTLESS\_DET#\_USH

D6602

RB751VM-40TE-17-GP

83.R2004.J8F

92 CONTACTLESS\_DET#

24,92

USH\_DET#

R6607

0R2J-2-GP

D6601




Do Not Stuff

Do Not Stuff

USH\_DET#\_R

ACES-CON26-17-GP-U1

20.K0637.026



Multi

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> IO Board Conn (USH)			
Size A4	Document Number		Rev SB
Date: Friday, April 24, 2020		Sheet 66	of 106














# Main Func = Debug

ME\_FWP\_PCH >>>  
ME\_FWP >>>  
CPU\_UART2\_TXD >>>  
CPU\_UART2\_RXD >>>  
SIO\_SLP\_S3# >>>  
SIO\_SLP\_S5# >>>  
SIO\_SLP\_S4# >>>  
SIO\_SLP\_A# >>>  
RTC\_RST# >>>  
KBC\_PWRBTN# >>>  
SYS\_RESET# >>>  
SIO\_SLP\_S0# >>>  
ESPI\_IO0 >>>  
ESPI\_IO1 >>>  
ESPI\_IO2 >>>  
ESPI\_IO3 >>>  
ESPI\_CS# >>>  
ESPI\_RESET# >>>  
ESPI\_CLK >>>  
JTAG\_TDI >>>  
JTAG\_TMS >>>  
JTAG\_CLK >>>  
JTAG\_TDO >>>  
MSCLK >>>  
MSDATA >>>  
HOST\_DEBUG\_TX >>>  
SBIO\_TX >>>  
24.25.9 SPI\_CLK\_DEBUG >>>  
24.25.9 SPI\_SI\_DEBUG >>>  
24.25.9 SPI\_SO\_DEBUG >>>  
24.25.9 WP\_DEBUG >>>  
24.25.9 SPI\_HOLD\_DEBUG >>>  
24.25.9 SPI\_CS\_DEBUG\_N0 >>>  
24.25.9 SPI\_CS\_DEBUG\_N1 >>>  
SPI\_CLK\_CPU >>>  
SPI\_SI\_CPU >>>  
SPI\_SO\_CPU >>>  
SPI\_CLK\_CPU >>>  
SPI\_CS\_CPU\_N0 >>>  
SPI\_CS\_CPU\_N1 >>>  
PROM\_BIOS\_R <<<








MP change to short pad





Main Func = Sensor (E-compass/A+Gyro/SAR)


























Main Func = TypeC


### AC Disconnect Latch



### TYPE-C 1




### TYPE-C 2



<https://t.me/schematics4laptop>







5	4	3	2	1
D				D
C				C
B				B
A				A

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)

Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>EXT IO (RSVD)</b>			
Size A4	Document Number		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 75 of	106


















Table 11. N185-G5-B, N185-G5 and N185-LP GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.2V	Micron	MT61K256M32JE-14A	A-die	0x1	14 Gbps	1940 <sup>2</sup>	Full	Production candidate
			Samsung	K4Z803258C-HC14	C-die	0x0	14 Gbps	2001 <sup>1</sup>	Full	Production candidate

Notes:

- For N185-G5-B, N185-G5 and N185-LP, the maximum allowable memory case temperature is 95 °C.
- Before the date code is available, the specially screened Micron memory (for 11 Gbps @ 1.2V support) will include the "GDDR6 1.2V @ 11 Gbps" words in the label.
- Before the date code is available, the specially screened Samsung memory (for 11 Gbps @ 1.2V support) is identified by "SPL" letters inserted before the seven digits in its lot ID.

Table 12.4 FS\_OVERT\* Strap Enablement

Strap Pins see Note 1			FS_OVERT* Function
ROM_SO see Note 2	ROM_SI	ROM_SCLK	
1	1	1	FS_OVERT* Function ENABLED

Table 12.5 SMB ALT\_ADDR, DEVID\_SEL, PCIE\_CFG, VGA\_DEVICE

Strap Pins See Note			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DE
L	L	L	0	0	0	0

Strap Pin N18/GB2E-6


ROM_SI	Pull low to enable FS_OVERT*
ROM_S0'	
ROM_CLK	
STRAP5	+ SMB_ALT_ADDR
STRAP4	+ DEVID_SEL
STRAP3	+ PCIE_CFG
	+ VGA_DEVICE
STRAP2	RAMCFG[4-6]
STRAP1	
STRAP0	

Note:  
The ROM\_S0 pin should be pulled low using a 10 kΩ resistor for N18/GB2E-64 GPUs and using a 100 kΩ resistor for N17/GB2D-64/GB2C-64 GPUs.











**8.2.2.14 GDDR6 DRAM VREFC**

GDDR6 DRAMs include an integrated VREFC (VREF for CMD and ADDR). Figure 8-20 illustrates use of the integrated VREFC for x16 mode GDDR6 DRAMs. Refer to the reference schematics for final component values.

Figure 8.8 Use of Integrated VREFC for  $\times 16$  Mode


*FOR VRAMI*

**PLACE 0201 1uF UNDER MEMORY AS MUCH AS POSSIBLE**



*FOR VRAM2*


**PLACE 0201 1uF UNDER MEMORY AS MUCH AS POSSIBLE**






[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)






[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)

Multi


			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>VGA Power A</b>					
Size A4		Document Number <b>SouthPeak15 TGL</b>			Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 83		of 106	





[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)

Multi

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>VGA Power B</b>					
Size A4		Document Number <b>SouthPeak15 TGL</b>			Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 84 of 106			









Main Func = dGPU

(00-0718-001 Rev03) Power Supply Unit (PSU) with 80W/80V (1.35W)  
3.3W with 80W/80V (1.35W) and 80W/80V (1.35W)




3D3V\_VGA\_S0 to AON\_S0 and 3D3V\_VGA\_S0



VGA\_CORE


1D35V\_VGA\_S0

RT5797 for 1V\_VGA\_S0



Operation Phase Number	PSU Voltage Setting
1. Standby with CSM	0.7V to 0.8V
2. Standby with CSM	0.7V to 0.8V
3. Standby with CSM	0.7V to 0.8V
4. Standby with CSM	0.7V to 0.8V


GPU	VRM Voltage	VRM Current	VRM Power
RT5797	0.7V to 0.8V	0.00A	0.00W
RT5797	0.7V to 0.8V	0.00A	0.00W












[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)

Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>UNUSED PARTS (RSVD)</b>			
Size A4	Document Number		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 88 of	106



**Main Func = EMC/ RF**


The schematic shows various components and their values:

- Capacitors:** EC8907, EC8909, EC8962, EC8963, EC8964, EC8966, EC8968, EC8969, FC8908, FC8909, FC8910, FC8911, FC8912, FC8913, FC8914, FC8915, FC8917, FC8918, FC8919, FC8920, FC8921, FC8922, FC8923, FC8924, FC8925, FC8926, FC8927, FC8928, FC8929, FC8930, FC8931, FC8932, FC8933, FC8934, FC8935, FC8936, FC8937, FC8938, FC8939, FC8940, FC8941, FC8942, FC8943, FC8944.
- Resistors:** R8901, R8902, R8903, R8904, R8905, R8906, R8907, R8908, R8909, R8910, R8911, R8912, R8913, R8914, R8915, R8916, R8917, R8918, R8919, R8920, R8921, R8922, R8923, R8924, R8925, R8926, R8927, R8928, R8929, R8930, R8931, R8932, R8933, R8934, R8935, R8936, R8937, R8938, R8939, R8940, R8941, R8942, R8943, R8944.
- Connectors:** H1, H2, H3, H4, H5, H6, H7, H8, H9, H10, H11, H12, H13, H14, H15, H16, H17, H18, H19, H20, H21, H22, H23, H24, H25, H26, H27, H28, H29, H30, H31, H32, H33, H34, H35, H36, H37, H38, H39, H40, H41, H42, H43, H44, H45, H46, H47, H48, H49, H50, H51, H52, H53, H54, H55, H56, H57, H58, H59, H60, H61, H62, H63, H64, H65, H66, H67, H68, H69, H70, H71, H72, H73, H74, H75, H76, H77, H78, H79, H80, H81, H82, H83, H84, H85, H86, H87, H88, H89, H90, H91, H92, H93, H94, H95, H96, H97, H98, H99, H100, H101, H102, H103, H104, H105, H106, H107, H108, H109, H110, H111, H112, H113, H114, H115, H116, H117, H118, H119, H120, H121, H122, H123, H124, H125, H126, H127, H128, H129, H130, H131, H132, H133, H134, H135, H136, H137, H138, H139, H140, H141, H142, H143, H144, H145, H146, H147, H148, H149, H150, H151, H152, H153, H154, H155, H156, H157, H158, H159, H160, H161, H162, H163, H164, H165, H166, H167, H168, H169, H170, H171, H172, H173, H174, H175, H176, H177, H178, H179, H180, H181, H182, H183, H184, H185, H186, H187, H188, H189, H190, H191, H192, H193, H194, H195, H196, H197, H198, H199, H200, H201, H202, H203, H204, H205, H206, H207, H208, H209, H210, H211, H212, H213, H214, H215, H216, H217, H218, H219, H220, H221, H222, H223, H224, H225, H226, H227, H228, H229, H230, H231, H232, H233, H234, H235, H236, H237, H238, H239, H240, H241, H242, H243, H244, H245, H246, H247, H248, H249, H250, H251, H252, H253, H254, H255, H256, H257, H258, H259, H260, H261, H262, H263, H264, H265, H266, H267, H268, H269, H270, H271, H272, H273, H274, H275, H276, H277, H278, H279, H280, H281, H282, H283, H284, H285, H286, H287, H288, H289, H290, H291, H292, H293, H294, H295, H296, H297, H298, H299, H300, H301, H302, H303, H304, H305, H306, H307, H308, H309, H310, H311, H312, H313, H314, H315, H316, H317, H318, H319, H320, H321, H322, H323, H324, H325, H326, H327, H328, H329, H330, H331, H332, H333, H334, H335, H336, H337, H338, H339, H340, H341, H342, H343, H344, H345, H346, H347, H348, H349, H350, H351, H352, H353, H354, H355, H356, H357, H358, H359, H360, H361, H362, H363, H364, H365, H366, H367, H368, H369, H370, H371, H372, H373, H374, H375, H376, H377, H378, H379, H380, H381, H382, H383, H384, H385, H386, H387, H388, H389, H390, H391, H392, H393, H394, H395, H396, H397, H398, H399, H400, H401, H402, H403, H404, H405, H406, H407, H408, H409, H410, H411, H412, H413, H414, H415, H416, H417, H418, H419, H420, H421, H422, H423, H424, H425, H426, H427, H428, H429, H430, H431, H432, H433, H434, H435, H436, H437, H438, H439, H440, H441, H442, H443, H444, H445, H446, H447, H448, H449, H450, H451, H452, H453, H454, H455, H456, H457, H458, H459, H460, H461, H462, H463, H464, H465, H466, H467, H468, H469, H470, H471, H472, H473, H474, H475, H476, H477, H478, H479, H480, H481, H482, H483, H484, H485, H486, H487, H488, H489, H490, H491, H492, H493, H494, H495, H496, H497, H498, H499, H500, H501, H502, H503, H504, H505, H506, H507, H508, H509, H510, H511, H512, H513, H514, H515, H516, H517, H518, H519, H520, H521, H522, H523, H524, H525, H526, H527, H528, H529, H530, H531, H532, H533, H534, H535, H536, H537, H538, H539, H540, H541, H542, H543, H544, H545, H546, H547, H548, H549, H550, H551, H552, H553, H554, H555, H556, H557, H558, H559, H560, H561, H562, H563, H564, H565, H566, H567, H568, H569, H570, H571, H572, H573, H574, H575, H576, H577, H578, H579, H580, H581, H582, H583, H584, H585, H586, H587, H588, H589, H590, H591, H592, H593, H594, H595, H596, H597, H598, H599, H600, H601, H602, H603, H604, H605, H606, H607, H608, H609, H610, H611, H612, H613, H614, H615, H616, H617, H618, H619, H620, H621, H622, H623, H624, H625, H626, H627, H628, H629, H630, H631, H632, H633, H634, H635, H636, H637, H638, H639, H640, H641, H642, H643, H644, H645, H646, H647, H648, H649, H650, H651, H652, H653, H654, H655, H656, H657, H658, H659, H660, H661, H662, H663, H664, H665, H666, H667, H668, H669, H670, H671, H672, H673, H674, H675, H676, H677, H678, H679, H680, H681, H682, H683, H684, H685, H686, H687, H688, H689, H690, H691, H692, H693, H694, H695, H696, H697, H698, H699, H700, H701, H702, H

434.0M601.0001


Multi





[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)

Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>INT IO (RSVD) (NFC)</b>			
Size A4	Document Number		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 90 of	106









Main Func = TPM

TPM\_PIRQ#  
SIO\_SLP\_S0#  
PCH\_PLTRST#\_RIGHT

SPI\_CLK\_DEBUG  
SPI\_SI\_DEBUG  
24,25,68  
SPI\_SO\_DEBUG  
SPI\_CS\_CPU\_N2  
CPU\_C10\_GATE#

96  
96  
SPI\_CLK\_TPM  
SPI\_SI\_TPM



ST33HTPH2X32AHD4-1-GP  
071.33232.0K03  
Colay  
ST33HTPH2032AHC1-GP  
071.33232.0K03  
NPCT750JAAYX-1-GP  
071.00750.M001


Multi

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>INT IO (TPM)</b>			
Size	Document Number		Rev
A4			<b>SB</b>
Date:	Friday, April 24, 2020	Sheet	91 of 106











Multi


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>EXT IO (RSVD) (Express Card/PCIE slot)</b>			
Size A4	Document Number		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 93 of	106






[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)


Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b><i>EXT IO (RSVD) (Smart Card/COM/PS2)</i></b>			
Size A4	Document Number		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 94 of	106






Multi


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>EXT IO (RSVD) (Docking/LPT)</b>			
Size A4	Document Number		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 95 of	106




## SPI




## HDA



## SDIO



## ESPI



Multi



# Main Func = LAN

## LAN

16LAN\_PCIE\_RX\_N  
16LAN\_PCIE\_RX\_P  
16LAN\_PCIE\_TX\_N  
16LAN\_PCIE\_TX\_P

PCH\_PLTRST#\_RIGHT >>>  
17 LAN\_WAKE# <<<  
PM\_LANPHY\_ENABLE >>>  
SML0\_SMBCLK  
SML0\_SMBDATA  
32 LAN\_0\_GREEN\_LINK  
32 LAN\_1\_AMBER\_ACT\_N  
LOM\_CABLE\_DETECT# <<  
LAN\_MDIO\_P  
LAN\_MDIO\_N  
LAN\_MDIO1\_P  
LAN\_MDIO1\_N  
LAN\_MDIO2\_P  
LAN\_MDIO2\_N  
LAN\_MDIO3\_P  
LAN\_MDIO3\_N  
LAN\_CLK\_CPU\_N  
LAN\_CLK\_CPU\_P  
LAN\_CLKREQ\_CPU\_N


3D3V\_LAN  
DY R9704 Do Not Stuff  
LANPHY\_ENABLE  
DY R9702 Do Not Stuff  
17,33,61,62,91  
17

DESIGN NOTE: LAN\_DISABLE\_N must be connected to PCH's GPIO/LANPHYPC output. This GPIO pin must be set as "LANPHYPC" function through FITC tool. The signal does not require pull-up. R15 resistor is no-stuff default (for testing purpose).

LAN\_PCIE\_RX\_P C9701 1 SCD1U16V2KX-3DLGP LAN\_PCIE\_RX\_C\_P 38  
LAN\_PCIE\_RX\_N C9702 1 SCD1U16V2KX-3DLGP LAN\_PCIE\_RX\_C\_N 39  
LAN\_PCIE\_TX\_P C9703 1 SCD1U16V2KX-3DLGP LAN\_PCIE\_TX\_C\_P 41  
LAN\_PCIE\_TX\_N C9704 1 SCD1U16V2KX-3DLGP LAN\_PCIE\_TX\_C\_N 42  
SML0\_SMBCLK R9704 1 0R2J-2-GP CPU SMB\_SCL LAN 28  
SML0\_SMBDATA R9706 1 0R2J-2-GP CPU SMB\_SDA LAN 31  
LAN\_WAKE# R9708 1 0R2J-2-GP LAN\_WAKE#\_R 2  
PM\_LANPHY\_ENABLE R9710 1 0R2J-2-GP LAN\_DISABLE# 3  
LAN\_0\_GREEN\_LINK\_N 26  
LAN\_1\_AMBER\_ACT\_N 27  
LAN\_LED2 25  
1 LAN\_JTAG\_TDI 32  
1 LAN\_JTAG\_TDO 34  
LAN\_JTAG\_TMS 33  
LAN\_JTAG\_TCK 35  
JTAG\_TDI  
JTAG\_TDO  
JTAG\_TMS  
JTAG\_TCK  
XTAL\_OUT 9  
XTAL\_IN 10  
TEST\_EN 30  
RBIAS 12  
XTAL\_25M\_X2\_LAN\_R 1  
XTAL\_25M\_X2\_LAN 1  
XTAL\_25M\_X1\_LAN

NOTE: DESIGN NOTE: LANWAKE\_N must be connected to PCH's LANWAKE input.

3D3V\_LAN R9711 1M2F-GP 1 LAN\_0\_GREEN\_LINK\_N 2  
3D3V\_LAN R9715 1 Do Not Stuff LAN\_JTAG\_TMS  
R9716 1 Do Not Stuff LAN\_JTAG\_TCK  
R9718 2 Do Not Stuff LAN\_CLKREQ\_CPU\_N  
R9719 1 Do Not Stuff LAN\_WAKE#\_R  
X9701  
INPUT/OUTPUT#1 NO\_CONNECT  
INPUT/OUTPUT#3  
XTAL-25MHZ-334-GP  
082.30005.0911  
R9712 0R2J-2-GP LOM\_CABLE\_DETECT#  
C97112 1 SC15P50V2JN-DL-GP  
C97132 1 SC15P50V2JN-DL-GP  
R9720 1M2F-GP  
XTAL\_25M\_X1\_LAN



Multi



Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**Commercial (Intel LAN)**

Size A4 Document Number Rev SB

Date: Friday, April 24, 2020 Sheet 97 of 106






5	4	3	2	1
D				D
C				C
B				B
A				A

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)

Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Commercial (LAN Switch)</b>			
Size A4	Document Number		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 98 of	106







# Table of Content

## RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance  
 For the value, it can be read by the number before R. (R means resistor)  
 For the tolerance, it can be read from the last letter.  
 For the rating, we don't show on the symbol name.  
 For the size, R2=>0402, R3=>0603, R5=>0805,....

## CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is  
 Capacitor type + value + rating + size + tolerance + material  
 SCD1U10V2MX-1  
 SC=> SMT Ceramic, TC=> POS cap or SP cap  
 D1U => 0.1uF  
 10V => the voltage rating is 10V  
 2=> 0402, 3=>0603, 5=>0805  
 M=>tolerance M, K, Z  
 X=> X7R/X5R, Y=> Y5V  
 -1 => symbol version, nonsense to EE characteristic

Multi



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title

**Table of Content**

Size  
A4

Document Number

Rev  
**SB**

Date: Friday, April 24, 2020

Sheet 100 of 106



*Change notes -*

[illegible]

Multi



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

1																																											
2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45
Title																																											

## Change History

Size	A3
------	----

Document Number
-----------------

Rev	
<b>SB</b>	

Date: Friday, April 24, 2020


Sheet 101 of 106








<https://t.me/schematics1aptop>




teknisi indonesia



## SMBus Block Diagram



## I2C Block Diagram



## LAN DATASHEET

Pin Name	Pin #	Type	Op Mode	Notes and Functions
SMB_CLK	28	CM	Bi-dir	SMBus clock. Pull this signal up to 3.3 Vdc (auxiliary supply) through a 495Ω resistor (unless in the mode).
SMB_DATA	31	CM	Bi-dir	SMBus data. Pull this signal up to 3.3 Vdc (auxiliary supply) through a 495Ω resistor (unless in the mode).

Table 6-103. Bus Capacitance/Pull-Up Resistor Relationship


Standard Mode (100kHz) - Pull-up / Pull-down Resistor Settings			
Total Bus Capacitance (C <sub>B</sub> )	External Pull-up	PCH Pull Down Strength (Refer D5)	
Upto 400 pF	2.2KΩ	100Ω	
Fast Mode (400kHz) - Mode Pull-up / Pull-down Resistor Settings			
Total Bus Capacitance (C <sub>B</sub> )	External Pull-up	PCH Pull Down Strength	

Upto 100pF	2.7KΩ	100Ω
Upto 200pF	1.5KΩ	
Upto 300pF	1KΩ	
Upto 400 pF	680Ω	
Fast mode Plus (1MHz) - Pull-up/Pull-down strength Settings		
Total Bus Capacitance (C <sub>B</sub> )	External Pull-up	PCH Pull Down Strength
Upto 50pF	2.2KΩ	100Ω
Upto 100pF	1.2KΩ	
Upto 200pF	560Ω	
Upto 300pF	390Ω	
Upto 400 pF	270Ω	63Ω


Multi



# Thermal Block Diagram




# Audio Block Diagram




Multi

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> <b>THERMAL/AUDIO BLOCK DIAGRAM</b>			
<b>Size</b> A4	<b>Document Number</b>		<b>Rev</b> <b>SB</b>
<b>Date:</b> Friday, April 24, 2020		<b>Sheet</b> 105	<b>of</b> 106





Multi

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>CLK Block</b>			
Size A4	Document Number		Rev <b>SB</b>
Date: Friday, April 24, 2020		Sheet 106 of	106